Presentation is loading. Please wait.

Presentation is loading. Please wait.

Microprocessor Design and Application 마이크로 프로세서 설계 및 응용 2017 Spring

Similar presentations


Presentation on theme: "Microprocessor Design and Application 마이크로 프로세서 설계 및 응용 2017 Spring"— Presentation transcript:

1 Microprocessor Design and Application 마이크로 프로세서 설계 및 응용 2017 Spring
Cache Simulator Microprocessor Design and Application 마이크로 프로세서 설계 및 응용 2017 Spring Project

2 Project Schedule Project 1 Project 2 Project 3 Final Exam (06.19)
Due: ~ (Tue) Project 2 Due: ~ (Tue) Project 3 Due: ~ (Tue) Final Exam (06.19) 1 2 3

3 Project – Share your code and comments!
제출 방법 : 메일 제목 [이름/학번] Project ‘번호‘ 1. Source Code (zip 으로 압축) 2. 보고서 형식으로 실행 결과 및 작성한 code만 설명 (간단하게) 메일 전송 이후 “정상적으로 제출되었습니다“ 답변 메일까지 확인! 코드 및 코드 설명 공유 위 카페 가입 후 사용 카페에 올리는 Code는 제출로 인정되지 않습니다.

4 Project – Design Cache Simulator

5 Project 1 – Direct Mapped Cache
To understand Direct Mapped Cache Cache simulator Input : memory access (read/write) Output : cache hit & miss Operation Cache Read / Write Tracking Hit / Miss Output # of hits, # of misses , # of evictions # of read hits, # of read misses, Read hit ratio (# of read hits / # of all read access) #of write hits, # of write misses, Write hit ratio ((# of write hits / # of all write access) Overall hit ratio (# of hits / (# of all access)) All access = # of hits + # of misses

6 Project 2 – Fully Associative Cache
To understand Fully Associative Cache Cache simulator Input : memory access (read/write) Output : cache hit & miss LRU replacement policy Operation Cache Read / Write Tracking Hit / Miss Output # of hits, # of misses , # of evictions # of read hits, # of read misses, Read hit ratio (# of read hits / # of all read access) #of write hits, # of write misses, Write hit ratio ((# of write hits / # of all write access) Overall hit ratio (# of hits / (# of all access)) All access = # of hits + # of misses

7 Project 3 – N-way Set Associative Cache
To understand N-way Set Associative Cache Cache simulator Input : memory access (read/write) Output : cache hit & miss LRU replacement policy Operation Cache Read / Write Tracking Hit / Miss Output # of hits, # of misses , # of evictions # of read hits, # of read misses, Read hit ratio (# of read hits / # of all read access) #of write hits, # of write misses, Write hit ratio ((# of write hits / # of all write access) Overall hit ratio (# of hits / (# of all access)) All access = # of hits + # of misses

8 Environment Tool Programming Language: C only Input: trace.out
Microsoft Visual Studio Community (free/trial) –reference Linux Programming Language: C only Input: trace.out Reference Code: Main.c 주어진 source code 외 직접 작성한 code도 인정합니다.

9 Tool 설치 (1/2) Reference - http://studyc.tistory.com/24
위 블로그를 참조 하되, 블로그 중 아래 2단계는 생략.

10 Tool 설치 (2/2) Reference - http://studyc.tistory.com/24
위 블로그를 참조 하되, 블로그 중 아래 2단계는 생략.

11 Reference Code cache_block cache_set

12 Input Arguments Set (1/2)

13 Input Arguments Set (2/2)


Download ppt "Microprocessor Design and Application 마이크로 프로세서 설계 및 응용 2017 Spring"

Similar presentations


Ads by Google